Generating and checking control logic in the HDL-based design of reversible circuits
Research output: Chapter in Book/Report/Conference proceeding › Article in proceedings › Research › peer-review
Standard
Generating and checking control logic in the HDL-based design of reversible circuits. / Wille, Robert; Keszocze, Oliver; Othmer, Lars; Thomsen, Michael Kirkedal; Drechsler, Rolf.
2016 Sixth International Symposium on Embedded Computing and System Design (ISED). IEEE, 2017. p. 7-12 7977045.Research output: Chapter in Book/Report/Conference proceeding › Article in proceedings › Research › peer-review
Harvard
APA
Vancouver
Author
Bibtex
}
RIS
TY - GEN
T1 - Generating and checking control logic in the HDL-based design of reversible circuits
AU - Wille, Robert
AU - Keszocze, Oliver
AU - Othmer, Lars
AU - Thomsen, Michael Kirkedal
AU - Drechsler, Rolf
N1 - Conference code: 6
PY - 2017
Y1 - 2017
N2 - Although different from the conventional computing paradigm, reversible computation received significant interest due to its applications in various (emerging) technologies. Here, computations can be executed not only from the inputs to the outputs, but also in the reverse direction. This leads to significantly different design challenges to be addressed. In this work, we consider problems that occur when describing a reversible control flow using Hardware Description Languages (HDLs). Here, the commonly used conditional statements must, in addition to the established if-condition for forward computation, be provided with an additional fi-condition for backward computation. Unfortunately, deriving correct and consistent fi-conditions is often not obvious. Moreover, HDL descriptions exist which may not be realized with a reversible control flow at all. In this work, we propose automatic solutions which generate the required fi-conditions and check whether a reversible control flow indeed can be realized. The solution utilizes predicate transformer semantics based on Hoare logic. This has exemplary been implemented for the reversible HDL SyReC and evaluated with a variety of circuit description examples. The proposed solution constitutes the first automatic method for these important designs steps in the domain of reversible circuit design.
AB - Although different from the conventional computing paradigm, reversible computation received significant interest due to its applications in various (emerging) technologies. Here, computations can be executed not only from the inputs to the outputs, but also in the reverse direction. This leads to significantly different design challenges to be addressed. In this work, we consider problems that occur when describing a reversible control flow using Hardware Description Languages (HDLs). Here, the commonly used conditional statements must, in addition to the established if-condition for forward computation, be provided with an additional fi-condition for backward computation. Unfortunately, deriving correct and consistent fi-conditions is often not obvious. Moreover, HDL descriptions exist which may not be realized with a reversible control flow at all. In this work, we propose automatic solutions which generate the required fi-conditions and check whether a reversible control flow indeed can be realized. The solution utilizes predicate transformer semantics based on Hoare logic. This has exemplary been implemented for the reversible HDL SyReC and evaluated with a variety of circuit description examples. The proposed solution constitutes the first automatic method for these important designs steps in the domain of reversible circuit design.
UR - http://www.scopus.com/inward/record.url?scp=85027556667&partnerID=8YFLogxK
U2 - 10.1109/ISED.2016.7977045
DO - 10.1109/ISED.2016.7977045
M3 - Article in proceedings
AN - SCOPUS:85027556667
SP - 7
EP - 12
BT - 2016 Sixth International Symposium on Embedded Computing and System Design (ISED)
PB - IEEE
Y2 - 15 December 2016 through 17 December 2016
ER -
ID: 184140260